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OPERATING STRATEGIES AND
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Abstract
The paper presents a novel phase shifted SPWM control scheme
for cascading two cells to form a “3-5-9 hybrid inverter with
improved harmonic suppression. Modeling of the hybrid inverter
from first principle is introduced and a standard control law is
derived for further analysis and development of the model. A new
balance circuit for DC link voltage control is designed and tested.
Combined with individual voltage control, a complete control scheme
is developed. Detailed MATLAB simulation and experimental
results are obtained for further validation of the adopted topology
and the control scheme.
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Nomenclature
a, b two NPC/H-Bridge inverter legs
Cf output filter capacitance
Ci DC link capacitance for each NPC/H-Bridge
inverter (C1=C2)
Vdci DC bus voltage of the ith NPC/H-Bridge
inverter
Lf1 inverter-side filter inductance
Lf2 grid-side filter inductance
ma amplitude modulation index
m number of voltage levels
Rf1 inverter-side filter resistance
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Rf2 grid-side filter resistance
N number of series connected NPC/H-Bridge
inverter
Vi upper and lower DC link bus voltage for
each NPC/H-Bridge inverter (V1=V2)
Vs_x grid voltage
x phases a, b and c
K(t) switching function
δp duty cycle
If_x inverter current
Is_x grid current
j series connected NPC/H-Bridges
(j=1, . . . , N)
D quiescent operating point of δ
Jn nth-order Bessel function of the first kind
M modulation index
1. Introduction
Increasing restrictive regulations on power quality have
significantly stimulated the development of power quality
mitigation equipments. For high-power grid connected
systems, the classical 2-level or 3-level converter topology
is insufficient due to the rating limitations imposed by the
power semiconductors [1], [2]. Hence considerable attention
has been focused on multilevel inverter topologies.
Multilevel converters offer several advantages com-
pared to their conventional counterparts [3]–[8]. By synthe-
sizing the AC output terminal voltage from several voltage
levels, staircase waveforms can be produced, which in their
turn approach the sinusoidal waveform with low harmonic
distortion, thus reducing filter requirements. However, the
several sources on the DC side of the converter make multi-
level technology difficult to control by the need to balance
the several DC voltages.
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Figure 1. Schematic diagram of the proposed grid interface system based on hybrid inverter.
Past research on this hybrid converter has concentrated
on modeling and control of a one cell of a 5-level hybrid
inverter model without cascading the cells [9], [10]; this
fails to address the principle of realizing a general cascaded
N -level hybrid model. Because of the modularity of the
model, two cells have been chosen to provide the technology
of cascading of the model.
A new and improved phase shifted SPWM control
algorithm for hybrid inverter model is proposed. Inves-
tigation of its superior harmonic suppression is verified
using double Fourier analysis. To enhance the modularity
and switching flexibility of the cascaded hybrid model, a
standard control law is developed.
Finally, a controller is designed for grid interface ap-
plication of the inverter. The components of the controller
are grid voltage regulation and capacitor DC link voltage
control. It is shown that from the new balance circuit
designed, DC balance technique developed can be used for
any number of voltage levels which has been a problem to
achieve especially for converters with higher levels (more
than five).
2. The “3-5-9 Grid Connected Inverter Model
2.1 Main System Configuration
Figure 1 shows a “3-5-9” hybrid topology connected to the
grid, only one phase of the model is shown. The system
consists of DC capacitors, N-inverter cells, LCL filters, and
the grid. The output waveform is synthesized by adding
each of converter output voltage. Assuming that each dc
source has the same dc voltage, Vdc. Based on switch
combinations, five voltage levels can be synthesized from
each cell viz.+2Vdc, +Vdc, 0, −Vdc and −2Vdc. This implies
that for an m-level cascaded hybrid model, the number of
cells connected in series is determined as:
N =
m− 1
4
(1)
The “3-5-9” hybrid topology means the inverter has
been decomposed into four legs and each leg is modulated
independently giving 3-level/leg. The output of the two
legs added together gives 5-level and the two 5-level cells
cascaded together with proper phase shifted PWM control
technique will realize a 9-level output. Hence the output
voltage of the two cells Van is the combination of two
cells given by (2), where n is the node between points S42
and S43:
Van = V01 + V02 (2)
2.2 System Operation
One cell of the model as shown in Fig. 2 is used for
analysis. To prevent the top and bottom power switched
in each inverter leg from conducting at the same time, the
constraints of power switches can be expressed as:
Si1 + Si3 = 1; Si2 + Si4 = 1 (3)
where i=1, 2. Let’s define the switch operator as T1=
S11 & S12; T2=S13 & S14; T3=S21 & S22; T4=S23 & S24.
The four valid expressions are given by:
T1 =
⎧⎨
⎩
1 if both S11 & S12 are ON
0 otherwise
(4)
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Figure 2. Simplified representation of a one cell of the model.
Table 1
Switching States and Corresponding Voltage(s) for One Cell of the Hybrid Inverter
Ka Kb T1 T2 S12 T3 T4 S21 Va Vb V01 Mode
1 −1 1 0 1 0 1 0 V1 −V2 V1 + V2 1
0 −1 0 0 1 0 1 0 0 −V2 V2 2
−1 0 0 1 0 0 0 1 0 V2 −V2 3
1 0 1 0 1 0 0 1 V1 0 V1 4
0 1 0 0 1 1 0 1 −V1 0 −V1 5
1 1 1 0 1 1 0 1 −V1 −V2 0 6
−1 −1 0 1 1 0 1 1 V1 V2 0 7
−1 −1 0 1 0 1 0 1 −V1 V2 −V1 − V2 8
T2 =
⎧⎨
⎩
1 if both S13 & S14 are ON
0 otherwise
(5)
T3 =
⎧⎨
⎩
1 if both S21 & S22 are ON
0 otherwise
(6)
T4 =
⎧⎨
⎩
1 if both S23 & S24 are ON
0 otherwise
(7)
From Fig. 2 taking two legs for each cell to be a and b, the
equivalent switching function for each NPC-leg is given by:
Ka =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
1 if T1 = 1
0 if S12 = 1
−1 if T2 = 1
; Kb =
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
1 if T3 = 1
0 if S22 = 1
−1 if T4 = 1
(8)
Assuming that V1=V2=V , the voltage V01 generated by
the inverter can be expressed as:
V01 = Va + Vb (9)
For leg ‘a’ of the cell which gives Va, the voltage is repre-
sented as:
Va = Ka
(
Ka + 1
2
)
V1 −Ka
(
Ka − 1
2
)
V2 (10)
Similarly for leg ‘b’, the expression is given by:
Vb = Kb
(
Kb + 1
2
)
V1 −Kb
(
Kb − 1
2
)
V2 (11)
Using (3)–(7), a switching state and corresponding
voltage output V01 for one cell can be generated as shown
in Table 1. This clearly indicates that there are eight valid
switching for a 5-level hybrid inverter model. From (9), the
voltage output for one cell of the model can be deduced as:
V01 =
Ka −Kb
2
(V1 + V2) +
K2a −K2b
2
(V1 − V2) (12)
2.3 Mathematical Analysis
This section analyses eight valid operating modes of one
cell of the proposed topology and hence validates the
principle of operation of the model covered in Section
2.2. The following assumptions are made for deriving the
mathematical model of the cascaded H-bridge inverters.
• All components (power switches and capacitors) are
ideal.
• Switches being ideal, dead times are zero.
• The DC link capacitors Vdc1, Vdc2, Vdc3 and Vdc4 have
the same capacitance.
• The reference phase voltage is assumed to be a constant
value during one switching period.
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There are eight valid operating modes as shown in
Table 1. In mode 1, the power switches S11 & S12 and
S23 & S24 are turned on to supply voltage at the output
of first NPC/H-bridge cell that is equal to V01=V1 + V2.
The capacitors C1 and C2 are discharged as they supply
power to the utility. Mode 1 from Fig. 2 can be obtained
by connecting both Ka and Kb to 1.
The differential equations describing the dynamics of
the coupling inductor between the cascaded hybrid inverter
and the grid of the model shown in Fig. 1 can be derived as:
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
Lf1
dif
dt
= −Rf1If + V1 + V2 − Vcm
Lf2
dis
dt
= VC −Rf2Ig − Vs
C
dVcm
dt
= If − Is
C1
dV1
dt
= If +
(
V1
R
+
V2
R
)
C2
dV2
dt
= −If +
(
V1
R
+
V2
R
)
(13)
Equation (13) can be written in the format of:
Zx˙ = Ax+B (14)
Capacitor current, inverter current and utility line current
and DC link capacitors are taken as state variables:
x =
[
ifx isx Vc V1 V2
]T
(15)
B =
[
0 −Vs 0 0 0
]T
(16)
Z =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
Lf1 0 0 0 0
0 Lf2 1 0 0
0 0 C 0 0
0 0 0 C1 0
0 0 0 0 C2
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(17)
Matrix A depends on each operating mode as such:
A1 =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
−Rf1 0 −1 0 1
0 −Rf2 1 0 0
1 −1 0 0 0
0 0 0 R−1 R−1
−1 0 0 R−1 R−1
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(for V01 = +V2)
(18)
A5 = A
T
1 (for V01 = −V2) (19)
A2 =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
−Rf1 0 −1 1 0
0 −Rf2 1 0 0
1 −1 0 0 0
−1 0 0 R−1 R−1
0 0 0 R−1 R−1
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(for V01 = +V1)
(20)
A6 = A
T
2 (for V01 = −V1) (21)
A4 = A
T
3 (22)
A4 =
⎡
⎢⎢⎢⎢⎢⎢⎢⎢⎢⎣
−Rf1 0 −1 −1 −1
0 −Rf2 1 0 0
1 −1 0 0 0
−1 0 0 0 0
−1 0 0 0 0
⎤
⎥⎥⎥⎥⎥⎥⎥⎥⎥⎦
(for V01 = 0) (23)
Then the simplified ‘A’ matrix given in (24) validates the
5-level topology.
A′ =
⎡
⎢⎢⎢⎢⎢⎢⎣
−Rf1 0 −k k
0 −Rf2 k 0
k −1 0 0
−k 0 0 0
⎤
⎥⎥⎥⎥⎥⎥⎦
(24)
where k depends on the operating mode and can take five
different values: 1, 0.5, 0, −0.5, and 1.
For a three phase system, Vs is replaced by Vs cos(ωot),
Vs cos(ωot− 2π/3) and Vs cos(ωot+2π/3); similarly the
Z, A and B matrices are expanded accordingly to three
phases, where Vs is the grid voltage.
3. Open Loop Control Strategy for the Model
3.1 Theoretical Harmonic Analysis of a Cascaded
“3-5-9 Hybrid Inverter Model
Based on the principle of double Fourier integral, the first
modulation between triangular carrier vcr1 and the positive
sinusoidal waveform realizes a naturally sampled PMW
output Vp(t) as shown in Fig. 3(a). This is validated by
(25). Using vcr2 which is the same carrier but displaced
by minus unity, the naturally sampled PWM output Vn
(negative leg) is as given in (26).
Vp(t)=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎩
Vdc1
2
+
Vdc1M
2
cos ωst+
2Vdc1
π
∞∑
m=1
1
m
J0
(
m
π
2
M
)
sinm
π
2
cosωst+
2Vdc1
π
∞∑
m=1
∞∑
n=−∞
n∓0
1
m
Jn
(
m
π
2
M
)
sin(m+ n)
π
2
cos(nωct+ nωst)
(25)
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Figure 3. (a) PWM proposed scheme and (b) output voltage waveform for one “3-5” cell inverter model.
Vn(t)=
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎩
Vdc1
2
− Vdc1M
2
cosωst− 2Vdc1
π
∞∑
m=1
1
m
J0
(
m
π
2
M
)
sinm
π
2
cosωst+
2Vdc1
π
∞∑
m=1
∞∑
n=−∞
n∓0
1
m
Jn
(
m
π
2
M
)
sin(m+ n)
π
2
cos(nωct+ nωst)
(26)
The output of leg ‘a’ is given by Va(t)=Vp(t)−Vn(t)
which is:
Va(t) =
⎧⎪⎨
⎪⎩
Vdc1 cos(ωst) +
4Vdc1
π
∞∑
m=2,4,6
∞∑
n=±1±3±5
1
m
Jn(
m
π
2
M
)
cos(mωct+ nωst)
(27)
The output of leg ‘b’ is realized by replacing ωs with ωs+π
and using vcr2 which is same as phase displacing vcr1 by
minus unity which gives:
Vb(t)
=
⎧⎪⎨
⎪⎩
−Vdc1 cos(ωst)− 4Vdc1
π
∞∑
m=2,4,6
∞∑
n=±1±3±5
(−1)m+n
m
Jn(
m
π
2
M
)
cos(mωct+ nωst)
(28)
From (27) and (28), it can be clearly deduced that odd
carrier harmonics and even sideband harmonics around
even carrier harmonic orders are completely eliminated.
Five-level obtained by taking the differential output be-
tween the two legs is given in (29). Similarly the output
between the other two legs of the second cell of the hybrid
model is achieved by replacing ωs with ωs+π and ωc with
ωc+π/4 which gives another 5-level inverter for equation
given by (30).
V01(t) =
⎧⎪⎨
⎪⎩
2Vdc1 cos(ωst) +
8Vdc1
π
∞∑
m=4,8,12
∞∑
n=±1±3±5
1
m
Jn(
m
π
2
M
)
cos(mωct+ nωst)
(29)
V02(t)
=
⎧⎪⎪⎪⎨
⎪⎪⎪⎩
−2Vdc1 cos(ωst)−
8Vdc1
π
∞∑
m=4,8,12
∞∑
n=±1±3±5
(−1)(m/4)+n
m
Jn
(
m
π
2
M
)
cos(mωct+ nωst)
(30)
Equations (29) and (30) clearly show that for 5-level
inverter, the proposed control strategy has achieved; Sup-
pression of carrier harmonics to multiples of four; Elim-
ination of even side harmonics around multiples of four
carrier harmonics and Multiples of four carrier harmonics.
Finally, the output for a 9-level is achieved differentiating
the output voltage between the two cells of the 5-level
cells and this is given by (31). Given that for one cell
(m=4) and two cells (m=8), it can be concluded that for
a cascaded N -level inverter the carrier harmonic order is
pushed up by factor of 4N where N is the number of cas-
caded hybrid inverters. The output voltages and spectral
waveforms to confirm the validation of the control strategy
using this approach of double Fourier transform will be
discussed later.
Van(t) =
⎧⎪⎪⎨
⎪⎪⎩
4Vdc1 cos(ωst) +
8Vdc1
π
∞∑
m=8,16,24
∞∑
n=±1±3±5
1
m
Jn
(
m
π
2
M
)
cos(mωct+ nωst)
(31)
3.2 MATLAB Simulation for the Proposed Cas-
caded Model
The above section has illustrated in general the switch-
ing technique for one cell of the cascaded inverter model,
because of the modularity of the model, two cells will
be considered for modulation and analysis in this sec-
tion. For the two cells, an improved strategy for realizing
9-level output is proposed in this paper. The article uses
the principle of decomposition where each leg is treated
independently and gives a 3-level output [11].
Positive and negative legs are connected together back
to back and they share the same voltage source Vdc. PD
5
Figure 4. (a) PWM proposed scheme and (b) output voltage waveform for “3-5-9” inverter.
Figure 5. (a) Four legs of a nine-level cascaded “3-5-9” hybrid inverter and (b) control strategy for a cascaded “3-5-9” hybrid
inverter.
modulation is used for achieving 3-level output [12]. To
achieve a 5-level PWM output, two triangular carriers Vcr1
and Vcr2 in phase but vertically disposed and modulat-
ing wave phase shifted by π are used. The multilevel
converter model is modulated using phase shifted PWM
technique as illustrated in Fig. 3 for the two inverter cells.
Finally, a 9-level PWM output is achieved by using the
same two carriers but phase shifted by π/4 and modulating
wave phase shifted by π as shown in Fig. 4. The model
was designed and simulated in MATLAB. The operating
conditions for the model are: fm=50Hz, mf=20 for a
5-level output and ma=0.9. The device switching fre-
quency is found from fsw,dev=(mf/2) · fm=500Hz.
The control strategy has two advantages as compared
to multicarrier PWM approach [13]. First for “3-5-N”-level
cascaded hybrid inverter model, we can use a switching
frequency of 4N times less to achieve the same spectrum as
multicarrier approach. This has an advantage of reducing
the switching losses, which is an important feature in
high-power application. Second, the multicarrier PWM
approach requires eight carriers to achieve 9-level output,
but the proposed control strategy requires only one carrier
phase shifted by (N − 1)π/4, where N is the number of
series connected inverter cells.
MATLAB model shown in Fig. 5(a) was designed from
schematic diagram shown in Fig. 1. The control strategy
6
Figure 6. Output voltage spectrum for (a) “3-5” and (b) “3-5-9” inverters.
Figure 7. Voltage spectra for conventional and proposed multi-carrier PWM.
to minimize harmonics was designed and developed in
MATLAB as shown in Fig. 5(b) [14]. It is assumed that the
dc voltage input for each module is Vdc1=Vdc2=100V.
3.3 Spectral Analysis of the Hybrid Model
Figure 6(a) shows the simulated spectral waveform for the
phase voltage V01 of the one cell of the PWM inverter.
The waveform V01 is a five voltage levels, whose harmonics
appear as sidebands centered on 2mf and its multiples
such as 4mf, and 6mf. This simulation verifies analytical
equation (29) which shows that the phase voltage does not
contain harmonics lower than the 31st, but has odd order
harmonics (i.e. n=±1± 3± 5) centered on m=4, 8, 12.
Figures 9 and 10 show 5-level NPC/H-Bridge inverter
output for device inverter switching frequency of 1000 and
200Hz respectively.
Figure 6(b) shows the spectral waveform of the phase
voltage of a cascaded “3-5-9” level PWM inverter. It has
sidebands around 4mf and its multiples, this shows further
suppression in harmonic content.
This topology operates under the condition of
fm=50Hz, mf=40 and ma=0.9. The device switching
frequency is found from fsw,dev=(mf/4) · fm=500Hz.
This simulation verifies analytical equation (31) which
shows that the phase voltage does not contain harmonics
lower than the 67th, but has odd order harmonics
(i.e. n=±1± 3± 5) centered on M =8, 16, 32.
7
3.4 Comparison of the MATLAB Simulation
Results of the Two PWM Control Methods
To clearly investigate the superiority of the model under
the proposed PWM control technique, simulated results for
the proposed phase shifted PWM technique were compared
with those of conventional PWM phase shifted approach
under the same operating conditions. From Fig. 7(a)
and (b), it is clearly shown there is further harmonic
suppression for the proposed PWM technique [15].
4. Cascaded “3-5-9 Inverter Controller Design for
Grid Application
4.1 Control Scheme
A whole control block diagram of the proposed scheme is
shown in Fig. 8. The control strategies to be tested are the
grid synchronization using the phase locked loop (PLL);
the current reference scheme; the voltage balance technique
for lower and upper DC capacitors, average voltage balance
between the cells and robustness of the DC voltage balance
technique under changing loads. Finally, robustness of the
controller is tested under varying loads and DC source. As
illustrated in Fig. 8, the phase angles are detected from the
grid voltage Vsa to perform PLL and the sine and cosine
terms which are synchronized with the grid voltage are
achieved. The obtained current is used as grid reference
current for d-channel.
For the grid current control, there are two main control
loops, isd for the active power control and isq for the
reactive power control. The tuning of the compensator is
made for only one loop assuming that both of them have
the same dynamics.
By tracking current signal using current reference gen-
erated by the phase voltage of the grid, grid voltage and
current are in phase. The aim is to ensure maximum power
injection to the grid at unit power factor.
4.2 Capacitor Voltage Balance Strategies
A lot of research of research has been done on balancing
of DC capacitor voltage for multilevel converter with little
success in converters with higher levels (more than five)
[16], [17]. The general problem in the development of
multilevel converter is the voltage unbalance of the dc link
capacitors. This unbalance distorts the waveforms of the
output voltage and current. In this paper, a new balance
circuit is designed and developed as a DC-capacitor voltage
balance scheme as shown in Fig. 9. It is an ideal balance
technique for the proposed topology because it can be
easily used to balance capacitor voltage for N number of
cells. This implies that the technique can easily be applied
to control DC capacitor voltage for output levels of more
than five which has been a problem to achieve especially
for diode clamped multilevel.
5. Simulation Analysis for a Cascaded “3-5-9 Level
Inverter
To verify the performance of the proposed control tech-
nique, several simulations have been carried out using
MATLAB-Simulink. The example shown in this paper
is a 9-level cascaded hybrid inverter, based on two series
connected hybrid inverter models connected to the grid
through a coupling inductance Lf as shown in Fig. 1.
Table 2(a) and (b) shows the values used to carry out the
simulation. The selection of the type of inductors and
capacitors is a compromise between performance, size and
cost [18]. The equations describing the operation of voltage
and current control loops have been already developed in
[19] and adopted here for the sake of completeness.
5.1 Simulation Results
The validity and robustness of the proposed control scheme
was tested by carrying out several simulations under vari-
ous environmental conditions. First the model was simu-
lated under normal condition with constant resistive load.
Figure 10 shows the grid current and voltage operating
under normal condition; it can be seen that a sinusoidal
grid voltage that is in phase with grid current was achieved
by adopting the proposed feedback control technique. This
means maximum active power injection into the grid at
unit power factor.
For the voltage balance circuit, Fig. 11(i)(a) and (b)
shows the upper and lower DC link capacitor voltages
without the balance circuit first at ma=0.8, then ma is
reduced to 0.5 and (c) the capacitor voltages with the
balance circuit at both ma=0.5 and 0.8. The model is
switched with a steady state load of 200 kW at t=0.7 s.
The two capacitor voltages are balanced clearly indicat-
ing that the proposed voltage balance works well in the
modulation index range of 0.8–0.5.
The voltage unbalance was made by using two different
resistances at the upper and lower capacitors. The resistive
load of the upper capacitors changes from 500Ω to 10Ω
while the lower one changes from 500Ω to 50Ω at t=2 s.
Fig. 11(ii)(a)–(c) shows the DC link voltage of the
upper and lower DC link voltage, individual cell DC voltage
and the two DC link voltages for the two cells respectively
with the conventional control scheme, i.e. without the DC
link voltage balancing algorithm. Note from Fig. 11(ii),
there are many ripples in the DC link voltage for one cell
Vdc1 in (b) and also both Vdc1 and Vdc2 in (c) due to
the distortion in the voltage vector which comes from the
unbalance of the upper and lower voltages. The upper
DC link voltage reaches 650V from the normal rating of
500V. This high voltage can cause serious damage on the
devices when the voltage ratings of the DC link capacitors
or switches are <650V.
The simulation results with the proposed DC link
voltage balancing algorithm are shown in Fig. 12(i)(a)–(c).
The lower and upper voltages are balanced well without
ripples just as Fig. 11(ii)(c) and the total DC link voltage
is without voltage distortion.
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Figure 8. Control structure of a cascaded “3-5-9” hybrid inverter model.
Fig. 12(ii)(a) shows the DC capacitor voltages Vdc1
and Vdc2 for the two cells under load step change at
t=0.08 s. It is clearly seen that the individual per cell
DC voltages track each other shortly after the disturbance
and they are maintained constant. This is in contrast
with Fig. 12(ii)(b), which is the same voltage but without
the proposed balance algorithm. Ripples present result to
unwanted harmonics.
5.2 Model Response to Load Changes
Fig. 13 shows the changes in power, grid voltage, and
current under load change. In Fig. 13(a), it is observed
that grid current is in phase with grid voltage both during
steady state and transient conditions. The change in
amplitude of current is because of active power drawn by
the additional load. In Fig. 13(b), it is also observed that
the net reactive power drawn from the source is zero in
steady state and transient conditions; this is to ensure that
maximum active power is injected into the grid.
6. Experimental Analysis
Experimental validation of simulation results of the model
is carried out at reduced power levels. This adopts phase
shifted PWM control technique on the model is discussed.
Figure 14 shows the experimental setup for the whole sys-
tem which consists of a single PICDEM 2 plus board which
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Figure 9. Voltage balance circuit for upper and lower DC link capacitor per inverter cell.
Table 2
(a) System Controller Parameters and (b) System Component Parameters
(a)
Symbol Parameter Value
Tsample Sampling period 133μsec
KvP_Inv_Vx Voltage control gain (proportional gain) 4
KvP_Inv_Vx Voltage control gain (integral element) 10
KiI_Inv_Ix Current control gain (proportional gain) 0.5
KiI_Inv_Ix Current control (integral element) 20
mi Modulation index 0.9
(b)
Symbol Parameter Value
Vs_x AC source voltage (grid voltage) 600V, 50Hz
Lf1 Inverter side inductance 0.45mH
Rf1 intern resistance of Lf2, inverter 10mΩ
side inductance
Cf Filter capacitance 9.4μF
Lf2 Grid side inductance 0.5mH
Rf2 intern resistance of Lf2, grid side inductance 1mΩ
Rd Damping resistor in series with C (not shown) 1.6Ω
C1=C2 DC link capacitors 0.042F
Vdc1=Vdc2 DC bus voltage 500V
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Figure 10. Grid current and voltage under normal
condition.
Figure 11. Capacitance voltage validation for various conditions.
houses a PIC microcontroller (PIC18F4550), two cells of
the inverter model cascaded together and each consisting of
power supply, switching devices (MOSFETS- IRFZ44V),
protective devices, gate drivers (opto – couplers-PC925L),
voltage regulators, DC bus and the load configuration.
The PIC microcontroller has been programmed to
generate 16 pulses for the MOSFETS power circuit. Two
ports i.e. port B and port D have been used to channel the
signals to the MOSFTES. Port B is assigned to generate
pulses for cell 1 and port D for cell 2.
6.1 Experimental Results
In this section, experimental results of model with modified
phase shifted PWM control scheme are demonstrated using
11
Figure 12. DC link response for various load steps.
Figure 13. Transient response of the model.
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Figure 14. Experimental system setup.
scaled down parameters such as fundamental frequency of
50Hz with carrier signal frequency of 500Hz, resistive load
of 3 kΩ and a DC supply of 12V. Figure 15(a) shows the
5-level output waveform for cell one of the hybrid inverter
and Fig. 15(b) shows the 9-level output using the proposed
phase shifted PWM control cascading the two cells. As can
be seen, these two experimental results validate simulation
results in Figs. 3(b) and 4(b), respectively.
Figure 15. Output voltage for (a) “3-5” and (b) “3-5-9” inverters.
Figure 16. Spectrum for (a) “3-5” and (b) “3-5-9” inverters.
Figure 17. Output voltage for filtered “3-5-9” inverter.
Figure 16(a) shows the voltage spectrum for 5-level
output; it can be observed the first group of harmonic com-
ponents around 1 kHz, 10 times the operating frequency as
predicted via the simulation. Fig. 16(b) shows the volt-
age spectrum for 9-level output; it can be observed that
the first group of harmonics diminished and in frequency
shifted upwards. Thus the result of the output filter was a
very good sinusoid, as could be seen in Fig. 17.
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7. Conclusion
In this work, a hybrid inverter model with improved topol-
ogy configuration in MATLAB is proposed. The supe-
rior performance of the model under a novel phase shifted
PWM technique is verified using double Fourier transform.
A standard model for the “3-5-9” model has been derived.
Detailed simulation results have demonstrated that the
scheme has fast dynamic response for generating or absorb-
ing reactive power as demanded by the load. For varying
DC voltages, the model’s parameters retain their original
values in the shortest time possible.
To validate the analytical and simulation results, a
scaled down cascaded 9-level hybrid inverter hardware was
implemented on open loop and experimental results anal-
ysed. The experimental results were very consistent with
the simulation results. Moreover, the results demonstrated
the accuracy of the model and the superior performance of
the control technique.
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